

WHAT IS CLAIMED IS:

1. A packet switch comprising:

an input buffer memory unit having a logic queue corresponding to an output line;

5 a control module for a first pointer indicating a scheduling start input line;

a control module for a second pointer indicating a scheduling start output line of scheduling target outlines;

Sub 10 a request management control module for retaining transmission request data about a desired output line;

a scheduling processing module for starting a retrieval from within plural pieces of transmission request data from the output line indicated by the second pointer, and selecting an output line that is not ensured by other input lines;

15 a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets;

a common switch unit for switching the fixed-length packets outputted from said packet buffer memory unit; and

20 an address management unit for segmenting an address of said packet buffer memory unit into fixed-length blocks for a plurality of packets, and managing the address on a block basis.

2. A packet switch comprising:

25 an input buffer memory unit having a logic queue corresponding to an output line;

a control module for a first pointer indicating a

scheduling start input line;

a control module for a second pointer indicating a scheduling start output line of scheduling target outlines;

5 a request management control module for retaining transmission request data about a desired output line;

a scheduling processing module for starting a retrieval from within plural pieces of transmission request data from the output line indicated by the second pointer selecting an output line that is not ensured by other input lines;

10 a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets;

a common switch unit for switching the fixed-length packets outputted from said packet buffer memory unit; and

15 an address management unit for temporarily writing the packets to a multicast-oriented memory for multicasting to a plurality of output lines, reading the packets corresponding to the number of multicasts, with a scheme to distribute the packets to a desired FIFO memory, retaining the number of
20 multicasts and addresses thereof according to the addresses after being distributed in order to logically actualize the distribution of not the packets but by use of only the addresses, and thus making an address management of said packet buffer memory unit.

25

3. A packet switch according to claim 1, wherein said address management unit manages the addresses by flags indicating

which sequence number in the block and which address related to this indicated sequence number the multicast is completed with.

claim 1

5 a 4. A packet switch ~~according to claim 1 or 2~~, wherein said packet buffer memory unit has a large-capacity memory that is high-speed accessible only when in a burst access and is disposed at a front stage, and a high-speed random accessible memory disposed at a rear stage,

only said rear-stage memory is normally used,
when said rear-stage memory is full of packet data, the packet data are temporarily stored in said front-stage memory, and

the packet data are transferred back to said rear-stage memory when a free area comes out.

claim 2

20 a 5. A packet switch ~~according to claim 1 or 2~~, wherein said packet buffer memory unit has a queue memory using a small-capacity high-speed random accessible memory disposed at a front stage, and a large-capacity low-speed access memory disposed in parallel at a rear stage,

a writing operation to said rear-stage memory is effected in parallel from said front-stage memory, and

a reading operation from said rear-stage memory is effected by selecting only a queue memory with no conflict.

claim 3

a 6. A packet switch ~~according to claim 1 or 2~~, wherein said

packet buffer memory unit has a queue memory using a small-capacity high-speed random accessible memory disposed at a front stage, and a queue memory using a large-capacity memory that is high-speed accessible only when in a burst access and disposed at a rear stage,

a writing operation to said rear-stage memory is effected batchwise just when a plurality of packets are accumulated in said front-stage memory, and

the plurality of packets are read batchwise from said rear-stage memory.

claim 1
a 7. A packet switch ~~according to claim 1 or 2~~, wherein said packet buffer memory executes time-division-multiplexing of the fixed-length packets of the plurality of input lines onto one signal input line in an established manner, and includes memories disposed in parallel corresponding to every input line before being multiplexed, and

the writing and reading to and from said respective memories are executed in parallel.

claim 1
a 8. A packet switch ~~according to claim 1 or 2~~, wherein said common switch unit is based on a bit-slice architecture and has slice switches of which at least one slice switch is used as a redundant switch, and

switching to said redundant slice switch can be thereby done every time said slice switch receives maintenance and comes to a fault.

claim 1

a 9. A packet switch ~~according to claim 1 or 2~~, wherein said packet buffer memory unit is set dual on the input side and the output side of said common switch unit,

5 packet data are distributed to said packet buffer memory unit disposed on the output side along a route preset in said common switch unit, and

the switching can be thereby done when in maintenance and in fault.

claim 1

a 10. A packet switch ~~according to claim 1 or 2~~, wherein schedulers each including said control modules of the first and second pointers, said request management control module and said scheduling processing module, are disposed in dispersion,

15 a switch unit for selecting scheduling data between adjacent input buffer units among said input buffer units including said input buffer memory units, is further provided, and

20 the switching can be thereby done when in maintenance and in fault.

11. A packet switch comprising:

an input buffer memory unit having a logic queue corresponding to an output line;

25 a control module for a first pointer indicating a scheduling start input line;

a control module for a second pointer indicating a

scheduling start output line of scheduling target outlines;

a request management control module for retaining transmission request data about a desired output line;

5 a scheduling processing module for starting a retrieval from within plural pieces of transmission request data from the output line indicated by the second pointer, and selecting an output line that is not ensured by other input lines;

10 a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets;

a common switch unit for switching the fixed-length packets outputted from said packet buffer memory unit; and

an address management unit for performing an address management of said packet buffer memory unit,

15 wherein said packet buffer memory unit has a large-capacity memory that is high-speed accessible only when in a burst access and is disposed at a front stage, and a high-speed random accessible memory disposed at a rear stage,

only said rear-stage memory is normally used,

20 when said rear-stage memory is full of packet data, the packet data are temporarily stored in said front-stage memory, and

the packet data are transferred back to said rear-stage memory when a free area comes out.

25

12. A packet switch comprising:

an input buffer memory unit having a logic queue

corresponding to an output line;

a control module for a first pointer indicating a scheduling start input line;

5 a control module for a second pointer indicating a scheduling start output line of scheduling target outlines;

a request management control module for retaining transmission request data about a desired output line;

10 a scheduling processing module for starting a retrieval from within plural pieces of transmission request data from the output line indicated by the second pointer, and selecting an output line that is not ensured by other input lines;

a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets;

15 a common switch unit for switching the fixed-length packets outputted from said packet buffer memory unit; and

an address management unit for performing an address management of said packet buffer memory unit,

20 wherein said packet buffer memory unit has a queue memory using a small-capacity high-speed random accessible memory disposed at a front stage, and a large-capacity low-speed access memory disposed in parallel at a rear stage,

a writing operation to said rear-stage memory is effected in parallel from said front-stage memory, and

25 a reading operation from said rear-stage memory is effected by selecting only a queue memory with no conflict.

13. A packet switch comprising:

an input buffer memory unit having a logic queue corresponding to an output line;

5 a control module for a first pointer indicating a scheduling start input line;

a control module for a second pointer indicating a scheduling start output line of scheduling target outlines;

a request management control module for retaining transmission request data about a desired output line;

10 a scheduling processing module for starting a retrieval from within plural pieces of transmission request data from the output line indicated by the second pointer, and selecting an output line that is not ensured by other input lines;

15 a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets;

a common switch unit for switching the fixed-length packets outputted from said packet buffer memory unit; and

20 an address management unit for performing an address management of said packet buffer memory unit,

wherein said packet buffer memory unit has a queue memory using a small-capacity high-speed random accessible memory disposed at a front stage, and a queue memory using a large-capacity memory that is high-speed accessible only when 25 in a burst access and disposed at a rear stage,

a writing operation to said rear-stage memory is effected batchwise just when a plurality of packets are accumulated in

said front-stage memory, and

the plurality of packets are read batchwise from said rear-stage memory.

5 14. A packet switch comprising:

an input buffer memory unit having a logic queue corresponding to an output line;

a control module for a first pointer indicating a scheduling start input line;

10 a control module for a second pointer indicating a scheduling start output line of scheduling target outlines;

a request management control module for retaining transmission request data about a desired output line;

15 a scheduling processing module for starting a retrieval from within plural pieces of transmission request data from the output line indicated by the second pointer, and selecting an output line that is not ensured by other input lines;

20 a packet buffer memory unit for temporarily storing a plurality of fixed-length packets and sequentially outputting the fixed-length packets;

a common switch unit for switching the fixed-length packets outputted from said packet buffer memory unit; and

an address management unit for performing an address management of said packet buffer memory unit,

25 wherein said packet buffer memory executes time-division-multiplexing of the fixed-length packets of the plurality of input lines onto one signal input line in an

established manner, and includes memories disposed in parallel corresponding to every input line before being multiplexed, and the writing and reading to and from said respective memories are executed in parallel.

5

claim 11
a 15. A packet switch ~~according to claim 11, 12, 13 or 14,~~ wherein said common switch unit is based on a bit-slice architecture and has slice switches of which at least one slice switch is used as a redundant switch, and

10

switching to said redundant slice switch can be thereby done every time said slice switch receives maintenance and comes to a fault.

15

claim 11
a 16. A packet switch ~~according to claim 11, 12, 13, 14 or 15,~~ wherein said packet buffer memory unit is set dual on the input side and the output side of said common switch unit, packet data are distributed to said packet buffer memory unit disposed on the output side along a route preset in said common switch unit, and

20

the switching can be thereby done when in maintenance and in fault.

25

claim 11
a 17. A packet switch ~~according to claim 11, 12, 13, 14, 15 or 16,~~ wherein schedulers each including said control modules of the first and second pointers, said request management control module and said scheduling processing module, are disposed in dispersion,

a switch unit for selecting scheduling data between adjacent input buffer units among said input buffer units including said input buffer memory units, is further provided and

5 the switching can be thereby done when in maintenance and in fault.

18. A packet switch comprising:

a scheduling processing module for executing a scheduling process at a certain fixed speed;

10 a first timer processing module for measuring a packet slot time obtained from a scheduling speed for an input line speed; and

15 a second timer processing module for measuring a packet slot time obtained from a scheduling speed for an output line speed,

wherein when the scheduling process for a certain input line is executed, said first timer processing module starts the measurement,

20 the scheduling process for that input line is stopped during a period for which said first timer processing module thereafter measures a predetermined time, and

the scheduling corresponding to the input line speed is thus actualized.

25

19. A packet switch according to claim 18, wherein when an establishment for a certain output line is made, said second

timer processing module starts the measurement,

the establishment for the same output line is stopped during a period for which said second timer processing module thereafter measures a predetermined time, and

5 a traffic flow to the same output line is restrained to an output line speed or lower.

20. A packet switch according to claim 18, wherein the start of the measurement of each of said first and second timer processing modules is triggered neither by scheduling nor by the establishment but by a fixed time interval.

21. A packet switch according to claim 18, wherein when the scheduling process is executed in a way of pipeline processing, the scheduling for a relevant input line at pipeline processing N-stages anterior and posterior on the basis of a ratio of a scheduling speed to an input line speed, is stopped, and

the scheduling corresponding to the input line speed is thereby actualized.

22. A packet switch according to claim 18, wherein said second timer processing module, when executing the scheduling process in a way of pipeline processing, executes the control independently for every pipeline process on the basis of a pipeline number and an output line number, and

the scheduling corresponding to the respective output line speed on the average is actualized by keeping a predetermined

interval in each pipeline process.

Add B

APPROX. DATE	TO	FROM	APPROX. DATE	TO	FROM
1900	1901	1902	1903	1904	1905
1906	1907	1908	1909	1910	1911
1912	1913	1914	1915	1916	1917
1918	1919	1920	1921	1922	1923
1924	1925	1926	1927	1928	1929
1930	1931	1932	1933	1934	1935
1936	1937	1938	1939	1940	1941
1942	1943	1944	1945	1946	1947
1948	1949	1950	1951	1952	1953
1954	1955	1956	1957	1958	1959
1960	1961	1962	1963	1964	1965
1966	1967	1968	1969	1970	1971
1972	1973	1974	1975	1976	1977
1978	1979	1980	1981	1982	1983
1984	1985	1986	1987	1988	1989
1990	1991	1992	1993	1994	1995
1996	1997	1998	1999	2000	2001
2002	2003	2004	2005	2006	2007
2008	2009	2010	2011	2012	2013
2014	2015	2016	2017	2018	2019
2020	2021	2022	2023	2024	2025
2026	2027	2028	2029	2030	2031
2032	2033	2034	2035	2036	2037
2038	2039	2040	2041	2042	2043
2044	2045	2046	2047	2048	2049
2050	2051	2052	2053	2054	2055
2056	2057	2058	2059	2060	2061
2062	2063	2064	2065	2066	2067
2068	2069	2070	2071	2072	2073
2074	2075	2076	2077	2078	2079
2080	2081	2082	2083	2084	2085
2086	2087	2088	2089	2090	2091
2092	2093	2094	2095	2096	2097
2098	2099	2100	2101	2102	2103
2104	2105	2106	2107	2108	2109
2110	2111	2112	2113	2114	2115
2116	2117	2118	2119	2120	2121
2122	2123	2124	2125	2126	2127
2128	2129	2130	2131	2132	2133
2134	2135	2136	2137	2138	2139
2140	2141	2142	2143	2144	2145
2146	2147	2148	2149	2150	2151
2152	2153	2154	2155	2156	2157
2158	2159	2160	2161	2162	2163
2164	2165	2166	2167	2168	2169
2170	2171	2172	2173	2174	2175
2176	2177	2178	2179	2180	2181
2182	2183	2184	2185	2186	2187
2188	2189	2190	2191	2192	2193
2194	2195	2196	2197	2198	2199
2200	2201	2202	2203	2204	2205
2206	2207	2208	2209	2210	2211
2212	2213	2214	2215	2216	2217
2218	2219	2220	2221	2222	2223
2224	2225	2226	2227	2228	2229
2230	2231	2232	2233	2234	2235
2236	2237	2238	2239	2240	2241
2242	2243	2244	2245	2246	2247
2248	2249	2250	2251	2252	2253
2254	2255	2256	2257	2258	2259